A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS

A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS In this brief, we present a novel architecture for pseudorandom (PN) code acquisition based on statistical error compensation (SEC), which achieves significant power savings. SEC treats errors in hardware as noise in communication networks, and employs robust estimation theory to compensate for errors. We apply SEC to a 256-tap PN code acquisition filter in a 180-nm CMOS process. Multiple (five) dies were tested under voltage overscaling to achieve a near constant detection probability (P_det) above 90%. The minimum energy consumption ranged from 72.89 to 210.59 pJ (ave 122.52 pJ) for supply voltages between 0.69 and 0.70 V. These operating conditions result in raw error rates of 85.83%-91.23% (ave 88.99%). Energy savings over a conventional errorfree design ranges from 2.4× to 5.8× (ave 3.86×). Energy savings over past work ranges from 1.55× to 3.79× (ave 2.52×). Improvement in error-tolerance over existing error-tolerant designs range from 2146× to 2281× (ave 2225×). The large energy savings were found to be due to a combination of voltage scaling and activity factor reduction. The proposed design achieves a 2.5× improvement in the figure of merit [normalized power/(#taps * precision * sample rate)] compared with conventional PN code acquisition filters.